

## SSC8015GS6

### P-Channel Enhancement Mode MOSFET

### Features

V <sub>DS</sub>	$V_{GS}$	R <sub>DS(ON)</sub> Typ.	l <sub>D</sub>
-16V	±12V	23mΩ@-4V5	-6A
		38mΩ@-2V5	-0/4

## > Description

This device is produced with high cell density DMOS trench technology, which is especially used to minimize on-state resistance. This device particularly suits low voltage applications such as portable equipment, power management and other battery powered circuits, and low in-line power dissipation are needed in a very small outline surface mount package.


## Applications

- Load Switch
- Portable Devices
- DCDC Conversion


### Ordering Information

Device	Package	Shipping
SSC8015GS6	SOT-23	3000/Reel


## Pin configuration



**SOT-23** 



Pin Configuration (Top View)





## ➤ Absolute Maximum Ratings (T<sub>A</sub>=25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V <sub>DSS</sub>	Drain-to-Source Voltage	-16	V
V <sub>GSS</sub>	Gate-to-Source Voltage	±12	V
I <sub>D</sub>	Continuous Drain Current a	-6	Α
I <sub>DM</sub>	Pulsed Drain Current <sup>b</sup>	-23	Α
PD	Power Dissipation <sup>c</sup>	0.9	W
P <sub>DSM</sub>	Power Dissipation <sup>a</sup>	0.55	W
TJ	Operation junction temperature	-55~150	$^{\circ}$
T <sub>STG</sub>	Storage temperature range -55~150		$^{\circ}$

## ➤ Thermal Resistance Ratings (T<sub>A</sub>=25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit	
R <sub>θJA</sub>	Junction-to-Ambient Thermal Resistance a	235	°C AA/	
Rejc	Junction-to-Case Thermal Resistance	145	· °C/W	

### Note:

- a. The value of R<sub>θJA</sub> is measured with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz.copper, in a still air environment with T<sub>A</sub>=25°C. The value in any given application depends on the user is specific board design. The power dissipation is based on the t≤10s thermal resistance rating.
- b. Repetitive rating, pulse width limited by junction temperature.
- c. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.

SSC-V2.2 www.sscsemi.com Analog Future







# $\succ$ Electrical Characteristics (T<sub>A</sub>=25°C unless otherwise noted)

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = -250μA	-16			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{D} = -250uA$	-0.4	-0.7	-0.9	V
Drain Course On Registeres	R <sub>DS(on)</sub>	V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -6A		23	30	mΩ
Drain-Source On-Resistance		V <sub>GS</sub> = -2.5V, I <sub>D</sub> = -4A		38	50	
Zero Gate Voltage Drain Current	IDSS	V <sub>DS</sub> = -16V, V <sub>GS</sub> = 0V			-1	μA
Gate-Source Leak Current	Igss	$V_{GS} = \pm 12V$ , $V_{DS} = 0V$			±100	nA
Transconductance	G <sub>FS</sub>	V <sub>DS</sub> = -5V, I <sub>D</sub> = -3.5A		9.2		s
Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0V, I <sub>S</sub> = -1.6A		-0.75	-1.2	V
Input Capacitance	Ciss	$V_{DS} = -10V, V_{GS} = 0V,$		850		
Output Capacitance	Coss			210		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>	f = 1MHz		97		
Turn-on Delay Time	T <sub>D(ON)</sub>			10		
Rise Time	Tr	$V_{DS} = -10V, V_{GEN} = -10V,$		30		
Turn-off Delay Time	T <sub>D(OFF)</sub>	$R_L = 6\Omega$ , $R_G = 1\Omega$ , $I_D = -5A$		20		ns
Fall Time	Tf			11		
Total Gate Charge	Q <sub>G</sub>	V <sub>GS</sub> = -4.5V, V <sub>DS</sub> = -10V,		15		
Gate to Source Charge	Q <sub>GS</sub>			2.3		nC
Gate to Drain Charge	Q <sub>GD</sub>	I <sub>D</sub> = -4A		2.2		




## ➤ Typical Performance Characteristics (T<sub>A</sub>=25°C unless otherwise noted)
















On-Resistance vs. Drain Current and Gate Voltage

On-Resistance vs. Gate-to-Source Voltage






On-Resistance vs. Junction Temperature


Safe Operating Area, Junction-to-Ambient






Normalized Thermal Transient Impedance, Junction-to-Ambient

## > Package Information





### Recommended Pad outline



#### **DISCLAIMER**

SSCSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. SSCSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICIENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

THE GRAPHS PROVIDED IN THIS DOCUMENT ARE STATISTICAL SUMMARIES BASED ON A LIMITED NUMBER OF SAMPLES AND ARE PROVIDED FOR INFORMATIONAL PURPOSE ONLY. THE PERFORMANCE CHARACTERISTICS LISTED IN THEM ARE NOT TESTED OR GUARANTEED. IN SOME GRAPHS, THE DATA PRESENTED MAY BE OUTSIDE THE SPECIFIED OPERATING RANGE (E.G. OUTSIDE SPECIFIED POWER SUPPLY RANGE) AND THEREFORE OUTSIDE THE WARRANTED RANGE.

OUR PRODUCT SPECIFICATIONS ARE ONLY VALID IF OBTAINED THROUGH THE COMPANY'S OFFICIAL WEBSITE, CRM SYSTEM, OR OUR SALES PERSONNEL CHANNELS. IF CHANGES OR SPECIAL VERSIONS ARE INVOLVED, THEY MUST BE STAMPED WITH A QUALITY SEAL AND MARKED WITH A SPECIAL VERSION NUMBER TO BE VALID.